We describe the interface circuits to silicon photonics modulators, optical filters, and detectors that will be required to enable silicon photonics micro-ring and micro-disk devices to be integrated in dense wavelength division multiplexing circuitry
INTRODUCTION
Optical interconnects have been proposed for more than 25 years as the solution to the limitations of electrical interconnects [1] . Indeed, they have moved from being the solution only for long distance networks to being the dominant interconnect within local area networks in large enterprises and for rack-to-rack interconnections in data centers and high performance computers. Today, almost all subsystems consist of high value electrical chips with electrical IO connected to optical transceivers surrounding it to provide longer distance communications than is practical with only electrical connections. However, in the long run, both the bandwidth density and power limitations of having to traverse the connections between the electronic IC and the optical transceivers will place a serious limit on the IO bandwidth and power consumption.
Many researchers have proposed an intimately integrated platform consisting of electronics and photonics to achieve the ultimate in low power and high bandwidth density interconnect [2] [3] [4] . Two factors principally contribute to the overwhelming superiority of the approach. First, by placing small, low capacitance optical modulators close to (within a few micrometers) to the signal sources, we eliminate the power dissipation and signal degradation of long electrical transmission lines connecting the electronics chips to the optical transceivers [5] . Second, by using dense wavelength division multiplexing (DWDM), we can transmit signals from different sources on the chip on the same optical path (waveguide on the backplane and fiber from the backplane), increasing the density by the number of wavelengths, which may be some day up to 100. Thus, at 10 Gbps per connection, we can have 1 Tbps per waveguide and fiber, completely eliminating the bandwidth constriction of the electrical IO of the high value IC. Importantly it doesn't need to be a monolithically integrated platform if there can be many connections with high yield and low capacitance. Indeed flipchip bonding and 3D chip stacking can be a more appealing solution as it does not require compromises in either the electronic or photonics technologies to accommodate the integration. It also allows for more efficient area utilization by using the third dimension.
Within the last 10 years, there has been important technology maturation in silicon photonics [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] . Silicon photonics offers the key critical components required to realize this integrated platform: small low capacitance optical modulators [6] [7] [8] [9] [10] [11] [12] [13] and detectors [14] [15] [16] [17] [18] , DWDM multiplexers [19, 20] , and a waveguide routing platform to bring the light to the chip edge where it can be coupled to optical fibers. Silicon also has the important advantage over any other material of being the same material as the electronic ICs, eliminating potential problems arising from differing coefficients of expansion in thermally varying environments.
In this paper, we will present the requirements and some examples of the circuits required to interface to silicon photonics for the above platform. We will concentrate on resonant silicon photonics; that is, silicon photonics microrings for DWDM multiplexers and demultiplexers and silicon micro-ring and micro-disk modulators for modulating light. We will not address the circuit interfaces to silicon Mach-Zehnder modulators (MZMs) in this paper. However, silicon MZMs are becoming competitive with InP MZMs in terms of performance, so they are important devices in the intermediate term for interconnects and perhaps in the long term in long distance telecommunications.
MODULATOR DRIVERS

Introduction to optical resonant modulators and their tradeoffs
Silicon Photonics resonant modulators have been proposed and demonstrated operating in both forward and reverse bias, in a variety of configurations having both lateral [8] [9] [10] and vertical [11] [12] [13] PN junctions. Reverse bias operation gives devices that are faster, because the carriers are swept out by the electrical field versus recombining in the forward bias case. Forward bias operation also generates heat that shifts the resonance during operation that restricts its ability to handle long strings of 1s and 0s. However, there is a greater shift in the resonant peak with voltage, which allows for forward bias devices to both operate at lower voltages and have higher extinction ratios. Depending on a variety of factors, using pre-emphasis with a forward biased device might have advantages over a simpler driver with a reverse biased device. We will not discuss the pre-emphasis circuits here; our philosophy will be to have the simplest possible circuits, which are enabled by using the lowest voltage reverse biased devices. Figure 1 . Differential drive signal for a silicon photonics optical modulator [20] Biasing the devices slightly in forward bias, but below the built-in field of the device, gives a greater shift than purely reverse biased operation, but still allows for high speed operation without pre-emphasis [21] . A 4:1 extinction ratio was achieved with as little swing as +/-0.5V across the device at 10 Gbps. This is ideal, because a low voltage differential driver can be designed in CMOS that allows independent set-points for the positive and negative excursions across the modulator, achieving optimal shift for a given high speed technology node. Such a circuit is shown in figure 1 . While one needs to worry about the delay matching in the two arms, the above circuit has the advantage that the reverse bias voltage applied to the top inverter output driver can be different than the forward bias voltage applied to the bottom inverter; hence the device can be optimally biased greater in the negative direction than the positive one. This cannot be done so easily using a standard differential (e. g. source coupled) driver stage.
Differential Electrical Drive
The driver/modulator tradeoff gets more complex for high speed, for say 30 Gbps operation. At higher speeds, the full width half maximum (FWHM) of the resonance must be wider to accommodate the higher bit rate without providing additional filtering from the narrow resonance. This additional shift requires a voltage in excess of that which can be handled using the high-speed CMOS devices on state of the art processes. While stacked transistor designs can be used to increase the voltage applied to the modulator [22, 23] , those designs use significantly more energy than the design in figure 1 . Recently, a modulator has been demonstrated that has a much greater wavelength shift with voltage than previous devices [13] . The device has adequate contrast ratio and extinction for a 0.5V peak-to-peak drive. Further optimization of the device could potentially allow higher extinction and lower capacitance, but at slightly higher voltage up to the limit of future IC technologies. This is worthwhile, because it would save laser power, which is currently thought to be the largest source of power consumption in several link budget studies [24] .
Differential OPTICAL signaling
The ability to design a 4-port resonant modulator naturally leads to differential outputs. This second output nearly for free. However, the through port and drop port losses are generally not quite equal, because there is loss in the resonator. A diagram of a differential optical link consisting of a differential transmitter and to separate demultiplexers is shown in figure 2 . In this diagram, the diode from each demultiplexer can be used in the simple receiver shown in the figure. The
advantage comes in the receiver and is described in the next section. Of course, the disadvantage is that unlike free space optics where the two signals largely follow the same optical path, a second optical path needs to be provided, and these need to have amplitude and (electrical) phase equality. Alternately, WDM could be used to provide the differential signals instead of two different paths, but the laser power would be doubled. Figure 2 . Differential optical signaling using the modulator drop port to provide the second differential signal and two separate optical demux circuits; Wavelength division multiplexing could also be used to provide that other signal.
RECEIVERS
Existing receivers in telecommunications and data communications
Today's telecommunications and data communications receivers use a simple transimpedance amplifier (TIA) followed by a limiting or automatic gain control amplifier to get to LVDS logic levels that is required of the usual deserialization circuits following receiver. The construction of these receivers tends to use discrete photodiodes and hence the input capacitance is fairly high. This necessitates a low transimpedance, usually about 750 Ω to 1 k Ω at 10 Gbps. Thus, a high gain amplifier is required after the TIA, leading to high power and large delay variations in parallel links. The receivers for optical interconnects have very different requirements in that power consumption and integrating a large number of receivers are paramount in an interconnect design, whereas sensitivity is typically the most important aspect of a telecommunications receiver. A review of interconnect receivers is given in [25] .
Very high transimpedance receivers
The approach that we advocate is to use integrated very low capacitance photodiodes. The integration may be heterogeneous, but it is imperative that the integration has low capacitance as well. If the total capacitance is below 10 fF, a single stage transimpedance amplifier can be designed followed by a couple of simple inverters to generate a logic level signal, such as that shown in figure 2. Simulations show that the energy of such a receiver can be below 10fJ/bit in an ideal case at 10 Gbps. A 20k transimpedance would allow 20uW of input power (-20 dBm of average power) to generate 400mV, more than enough to offset threshold variations in the input to the inverter that follows the transimpedance amplifier. As technology improves, because all capacitances and interconnects are short, the receiver energy should remain low at higher rates.
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Energy consumption versus input capacitance
To date, it has been difficult to find a reference that shows that the power consumption of a receiver increases with increasing input capacitance, even though that is intuitive. Indeed, there are a lot of discussions from time to time on the required energy of VCSEL-based systems versus single mode silicon photonics based systems, and they tend to always revolve around the source, not the receiver, where the real difference lies. So, to that end, we present a simple model in figure 3 that models a number of stages by a few simple parameters. Such a device is likely not realizable because of threshold variations in the FETs, but serves as a baseline guide to the general trend. In the model, each stage has a maximum current, an input gate capacitance, and a gain. The supply voltage is assumed to be 1V for simplicity. The output must be capable of driving a logic gate and short interconnect, so we assume 1 fF output capacitance for the last stage. Each stage has an approximate rise time, dT, given by: = where dV is the voltage (1 V), C is the output capacitance of the stage that it is driving, and i is the saturation current, I dss , divided by the voltage gain of the stage. The capacitance and transistor current increase in proportion to the transistor size of the gain stage. The first stage rise time is given by the same formula, but in this case i is the effective photocurrent. The final rise time is given by:
Where dT 1 , dT 2 , etc. are the rise times of the individual stages.
The power is merely given by the voltage, V, times I dss for each stage; where I dss is the transistor current at the maximum gate voltage equal to the drain voltage and scales with transistor size. An optimization was run for 1 to 4 stages varying the gain and sizes of the transistors in each stage as a function of the input photodiode capacitance. The plot of the energy consumed versus input capacitance is shown in figure 3 . The device parameters approximated 45 nm CMOS [26] and the data rate was 10 Gbps. Four points are labeled; from these you can see that the single mode solutions, even with flip-chip bonded capacitance, give much lower energies than the multi-core and multi-mode solutions.
If you design with differential amplifiers, the results will be less efficient. This is because of the current source, which has a voltage drop across it, and because there are two arms to the differential amplifier. So, in practice, the high capacitance designs that require several differential amplifier stages to tolerate FET threshold variations are probably too optimistic in the simplistic analysis in figure 3 , while the low capacitance ones that require a single or two stages can actually use a simple circuit, are more closely aligned to what is modeled. Frequency Offset
100
Designs using sense amplifiers for subsequent stages have also been demonstrated [27] [28] [29] . While they can in fact give high gains limited by the threshold offsets of the two sides of the amplifier, they still rely on a current to charge capacitance just like the simple model. We didn't analyze these in detail, but believe that they will be between the simple model and differential amplifier cases in terms of energy consumed.
Differential OPTICAL signaling
High speed electrical IO use differential signaling to remove the absolute threshold required of the input receiver at the far end of the links. Differential signaling for optical interconnect was proposed years ago in the research community [30] , but hasn't had much attention in the silicon photonics community. It has the advantage of removing an absolute or derived reference [28] for the receiver in figure 2 , and doubles the effective current that can drive the transimpedance amplifier. Of course the optics is more complex and if the differential signals are in two different paths, then they need to be electrically amplitude and phase matched. Note that is the electrical phase with respect to the modulating signal not the optical carrier phase. Alternately, one can use separate wavelengths to generate the differential channels, but then you need twice the laser power.
RESONANT WAVELENGTH CONTROL
Introduction to resonant wavelength control
As the effective index of refraction of silicon is temperature and fabrication sensitive, small changes in either cause the device resonant wavelength to shift from its desired operating point. Thermally insensitive optical resonators have been demonstrated with almost 100X less temperature sensitivity [31] , but they still then need to be made at the right resonant frequency. The sources of errors in manufacturing have been enumerated; among these are thickness variations in the silicon layer, dimensional tolerances of both the waveguide widths and diameters [32, 33] . Even perfect lithography is not likely to get the resonance where it needs to be. Variations in optical power also shift the resonance from two-photon absorption [34] . We assume that the modulators and filters need to be locked to the incoming wavelengths. The main reason for the assumption is that a laser is likely to provide (optical) power to more than one resonator, and at the very minimum this includes the modulator and demultiplexing filter. The cases of a filter and a modulator are different in that a modulator needs to be locked on the side of its resonance and a filter is locked in the center of its resonance. Figure 4a shows the modulator optical output characteristics showing two modulation states (red, blue), the average power (green), the differential amplitude (yellow), and laser wavelength (black). Below we will summarize the techniques that have been proposed to lock each of them. Using a thermal heater to control the resonant wavelength is the predominant method proposed [35] [36] [37] [38] [39] [40] [41] [42] [43] [44] [45] [46] [47] . Several efficient designs have been demonstrated [35] [36] [37] . One can use the forward characteristic to shift the wavelength [38] , and more recently the reverse characteristic [13] over a limited range. The forward characteristic clearly affects the modulation characteristics; the reverse characteristic seems not to cause too large of a change in characteristics. One drawback for this method of using the shift directly in the modulator is that the circuit for controlling temperature needs to be merged with the circuit for modulating the device. While this is simple in the lab with a bias tee, nominally it requires either level shifting circuits or AC coupling on chip, both of which are an unwanted complication.
Accuracy, range, and response time requirements
While the temperature range requirements are the same for filters and modulators, the requirements for stability are different. Most data communications companies are looking for their component vendors to supply them with components that operate from 0 °C to 85 °C, although sometimes the vendors supply components to only 70 °C much to the dismay of the equipment designer. While that is normally true, we can probably ignore the lower limit of the temperature range, as the equipment is typically in offices above freezing and it warms up above 25 °C. However, depending on the techniques used, this assumption might not matter.
The degree to which the laser(s) shift with temperature and the temperature variation from the laser to the corresponding modulators and optical filters also influences the range of the modulator resonant wavelength stability. Nominally DWDM systems use stabilized wavelength lasers. This approach requires the filters and modulators to have their resonant wavelengths stabilized to a nearly constant input wavelength over the temperature range. If an uncooled laser is used, the device need only tune to the difference between the shifted laser line with temperature and the shifted resonance of the modulator. If the laser can be locked to a silicon photonics resonator on the same chip as a modulator [39] , then we would expect that the laser and modulator would shift in fairly close alignment, so that little difference in tuning would be required at the transmitter. If the receiver is on a different IC (which would often be the case), then the difference in temperature between the receiver demultiplexer, modulator (multiplexer), and laser will need to be accommodated, even if the laser locked to a silicon photonics resonator. In summary, allowing the laser to drift and letting the modulator follow it will reduce the locking range, but will not necessarily eliminate the need for locking.
As an example of this, you can buy coarse wavelength division multiplexed lasers from 1470 nm to 1610 nm from several suppliers with a wavelength drift typically 0.10 nm/°C from 0 °C to 85°C. A silicon photonics modulator or filter has a drift with temperature that is dependent on the exact design of the device, but for example, might be in the range of 0.08 nm/°C or 10 GHz/°C. Thus the mismatch is 0.02nm/°C, which corresponds to about 1 nm drift (125 GHz) over 40 degrees or 200 GHz over an 80 °C range.
The requirements for wavelength accuracy are different for filters and modulators. The filter generally has a bandwidth in excess of the modulators. The filter complexity, and to a degree filter loss, is dictated to a degree by the bandwidth of the signal versus the channel spacing of the filter. The closer the channel spacing is relative to the channel bandwidth, the higher the order of filter is needed to reject the adjacent channel. For 10 -30 Gbps channels with 100GHz channel spacing, a second order filter is likely to be good enough. The requirement will be determined by the need to keep the channel within the pass band and the adjacent channel within the stop band. The expected variations in coupling coefficients during manufacturing will eat into the margin that can be allocated to wavelength shift.
The frequency accuracy requirement for a modulator is generally more stringent, because the modulator operates on the edge of the resonance. In this case, for a 10 Gbps modulator, the requirement is about 2.5 GHz or 0.25 °C shift for a 0.5 dB power penalty. A plot of power penalty as a function of temperature change is shown in figure 4b .
The resolution and range determine the analog to digital (ADC) and digital to analog (DAC) converter specifications if one is using a digital implementation of the device. That is, the total range of the ADC and DAC must allow for the maximum needed shift, the resolution of the ADC and DAC determine the quantization noise from the minimum shift in frequency. Using data from [11] and expanding figure 4b, a 0.1 dB quantization noise requires a wavelength shift of ~1.0 GHz. For a 200GHz maximum shift, the ratio of the quantization noise frequency and the maximum frequency is 1 part in about 200. Hence, 8 bits (2^8=256, rounded up) are needed for modulator control.
A technique relying on the cyclical nature of the resonant devices has been proposed by several groups [33, 40, 41] . In this manner, the resonators for a given mux and demux or modulator chain are located relatively close to one another and so their temperature drift is for the most part almost equal. In this technique, the laser is assumed to be temperature controlled for now, and the devices are assumed to be on a given spacing, say 100 GHz. After the initial tuning, any temperature drift will shift the entire resonant comb by a similar amount. The free spectral range of the filters in the demultiplexer (or modulators) needs to be equal to the channel spacing times the number of channels. For example, if there are 40 channels on 100 MHz channel spacing, the FSR should be 4 THz; the highest frequency channel is centered at 3.9 THz above the lowest frequency channel. In operation, let's say that shift with temperature is 120 GHz. Then, to go back onto resonance, the devices merely need to be heated 80 more GHz and they will line up on the existing resonances but in a different order. An electrical 'barrel shifting' switch on the receiver side merely needs to put the channels back in the proper order. The switch shifting size needs to be equal to the number of channels that a resonator traverses over the temperature range, and the number of inputs to the switch is the number of channels. So for 40 channels over 80C, the switch must have 40 inputs and 40 outputs with each input only connected to 8 (or 9) outputs. This technique effectively reduces the temperature range to that which shifts the wavelength an amount equal to the channel spacing; in this case, this is about 10 degrees for 100GHz channel spacing.
Modulator
The modulator requires one to lock on the side of the resonance as given in figure 4 . To our knowledge, only two methods have been demonstrated so far experimentally to lock a modulator resonance to the incoming wavelength. The first of these is to use a simple power level lock [38] . In this method, the PID loop controls the resonant frequency in response to measurement of the optical power level. While the method is simple, it suffers from the fact that an absolute reference signal needs to be derived, although it can in theory be synthesized from a peak detector of some sorts or a ratio circuit. The second method shown in figure 5 relies on measuring bit errors at the transmitter [42] . In this method, a local receiver measures the modulated bit pattern and compares them with the data sent into the transmitter. This method takes into account any reference shift that can cause bit errors, but is more complex in that it requires extra high speed circuitry. It does still require a reference to determine whether a bit is a one or zero, but there will be a bit more margin in that than in the power level method. 
Filter (Optical mux/demux)
To our knowledge, there have been five methods of demonstrated of tuning an optical filter. The filter is more complex in some ways than the modulator because the filter requires one to lock at a minima or maxima power. First, one can use a temperature sensor with either a filter or modulator to lock the resonator to the correct temperature [43] . One drawback with that approach is that it doesn't directly indicate the resonator performance if there are dependencies that shift the resonator besides temperature, such as optical power. One can use algorithms that rely on measuring power directly with a photodiode [44] or scattered power with a camera [45] . However, these techniques require more complex algorithms because they lock to a minimum value. More suitable techniques rely on creating a transfer function that is linear, and ideally zero, through the lock points. Two such methods have been demonstrated, one using a balanced homodyne detector [46] and a second using frequency dither [47] . Figure 6 shows the balanced homodyne detection method. In this case, a tap of the input signal and the filter tap signal are connected in an interferometer arrangement into a balanced detector. The detector difference current has the function shown in figure 6 as a function of wavelength detuning. By using a PID loop, one can set the error function to zero by tuning the resonator to the mid-point. Incidentally, one can use the Pound-Drever-Hall technique [48] to lock a resonator to a laser line using a similar error function, although the technique is often used in the other way around to stabilize a laser to a temperature controlled resonator [49] .
To first order, all the techniques should have energies dominated by the integrated micro-heater. From a circuit perspective, there are choices between analog and digital implementations. Because the circuit design space is openended, it is difficult to bound either energy or circuit area for a given technique, one can only point to existing or proposed designs. Wavelength Detuning (GHz) Figure 6 : Balanced homodyne method of locking the wavelength of a resonant filter to the incoming laser signal [46] .
There has been some work on broadband modulators that might not need feedback control loops for their operation. These include modulators based on silicon germanium semiconductor quantum wells [50] , Indium Tin Oxide [51, 52] , and Graphene [53] . We have shown that the SiGe modulators can be used in DWDM systems with up to 40 channels, operating up to 12 or 40 degrees with a 1 or 3 dB power penalty respectively [54] . These calculations did not allow the laser to drift with temperature as described earlier, so it is likely that in practice we could increase either the temperature range or the number of channels or reduce the power penalties. The latter two modulators have not been demonstrated at high speeds and are really in their infancy, but the same calculations could be applied in part to determine whether their characteristics would be suitable for DWDM systems.
DATA SERIALIZATION AND PHASE ALIGNMENT
For electrical connections below 1 GHz or so on a printed circuit board, the clock is sent along with the date and data is generally transmitted in parallel between integrated circuits. However, at higher data rates, the data on chip is multiplexed to higher rates where it is transmitted serially without a clock signal. On the receive side, the IC must recover the phase information from the incoming signal to demultiplex the signals to their lower speed components. A buffer is also generally needed to allow for phase misalignment between the incoming data and the system clock on that IC or circuit board. Optical interconnections are largely the same, with the exception that a pair of transceivers are placed between the electrical transmit and receive ICs.
However, the advent of intimately integrated optoelectronic ICs may allow a great deal of energy saving in the serialization and phase alignment components. For example, the delay of an optical signal over temperature and process might be much better controlled than that through an electrical cable and backplane. As well, a high-speed electrical connection of any significant length requires signal pre-emphasis and equalization and high power drivers to drive the low impedance line. Therefore, although we do not have data to back it up, we believe that the intimately integrated solution that we are describing here will enable lower power serialization and phase alignment compared to the electronic counterparts.
CONCLUSION
We have described some of the important interface circuits to silicon photonics components for optical interconnects, targeted to systems employing micro-photonic resonant filters and modulators. This is a fast moving field, with new devices, new concepts, and new circuits appearing at a rapid pace. We showed that the circuits for driving the modulators and the receivers are indeed small, simple, and efficient. The circuits for controlling the wavelength are in their infancy, and we expect rapid progress to lower their dissipation and reduce their size in the next couple years.
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